1. ITRS Roadmap 2004 edition. Available from: http://public.itrs.net.
2. Wakabayashi H et al. Sub-10-nm planar-bulk-CMOS devices using lateral junction control, IEDM TD, 2003. p. 989.
3. SOI technology: materials to VLSI;Colinge,1997
4. Doris B et al. Device design considerations for ultra-thin SOI MOSFETs. IEDM TD, 2003. p. 631.
5. Hartwich J et al. Off current adjustments in ultra-thin SOI MOSFETs. In: Proceedings of ESSDERC 2004. p. 305.