1. A 128Gb 3b/cell NAND Flash Design Using 20nm Planar-Cell Technology;Naso;ISSCC Dig Tech Papers,2013
2. A 128Gb MLC NAND-Flash device using 16nm planar cell;Helm;ISSCC Dig Tech Papers,2014
3. Bit Cost Scalable technology with and plug process for ultra high density flash memory;Tanaka;VLSI Tech Symp Digest,2007
4. Jang J, Kim HS, Cho W, Cho H, Kim J, Shim SI, et al. Vertical Cell Array Using TCAT (Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory. VLSI Tech Symp. Digest; 2009. pp. 192-193.
5. A 1-Tb Density 4b/Cell 3D-NAND Flash on 176-Tier Technology with 4-Independent Planes for Read using CMOS-Under-the-Array;Pekny;ISSCC,2022