1. Ultrathin channel vertical DG MOSFET fabricated by using ion-bombardment-retarded etching;Masahara;IEEE Trans Electron Dev,2004
2. A low-power, highly scalable, vertical double-gate MOSFET using novel processes;Cho;IEEE Trans Electron Dev,2008
3. An ultrathin vertical channel MOSFET for sub-100nm applications;Liu;IEEE Trans Electron Dev,2003
4. Zheng X, Pak M, Huang J, Choi S, Wang KL. A vertical MOSFET with a leveling, surrounding gate fabricated on a nanoscale island. In: IEEE device research conf dig; 1998. p. 70–1.
5. Auth CP, Plummer JD. Vertical, fully-depleted, surrounding gate MOS-FETs on sub-0.1um thick pillars. In: IEEE device research conf dig; 1996. p. 172–5.