1. Hill JM, Lachman J. A 900MHz 2.25MB cache with on chip CPU now in CU SOI. In: ISSCC 2001, Session 11. SRAM 11.5.
2. A capacitor-less 1T DRAM;Okhonin;IEEE Electron Dev Lett,2002
3. An introduction to the technology, design and performance limits, presenting recent developments and future directions;Gamal;IEEE Circuit Dev,2005
4. Three-dimensional phototransistors in 3D silicon-on-insulator technology;Culurciello;IET Electron Lett,2007
5. Three-Dimensional Photodetectors in 3D Silicon-on-insulator technology;Culurciello;IEEE Electron Dev Lett,2007