1. Josse E, Gwoziecki R, Alieu J, Mourrain C, Havond D, Halimaoui A, Martin F, Skotnicki T. Experiments with gate oxide scaling from 4.5 nm down to 2.5 nm for boosting CMOS performances. In: Toboul A, Danto Y, Klein JP, Grünhaber H, editors. Proc. ESSDERC'98, Gif-sur-Yvette: Editions Fronitère; 1999. p. 364–7
2. Momose HS, Kimijima H, Ishizuka S-I, Miyagara Y, Ohguro T, Yoshitomi T, Morifuji E, Nakamura SI, Morimoto T, Katsumata Y, Iwai H. A study of flicker noise in n- and p-MOSFETs with ultra-thin gate oxide in the direct-tunnelling regime. IEDM 1998 Tech Dig, p. 34.1
3. Improved analysis of low frequency noise in field effect MOS transistor;Ghibaudo;Phys Stat Solidi,1991
4. Critical MOSFETs operation for low voltage/low power ICs: Ideal characteristics, parameter extraction, electrical noise and RTS fluctuations;Ghibaudo;Microelectron Engng,1997
5. Ghibaudo G, Sakalas P, Poncet A, Skotnicki T, Chroboczek JA. On possibilities of low frequency noise reduction in high mobility Si/Ge channel MOSFETs. Proc. ICNF'1999. London: Bentham Press; 1999. p. 283–6