1. Developing Secure Designs with the Spartan-6 Family Using the Isolation Design Flow. Retrieved from Developing Secure Designs with the Spartan-6 Family Using the Isolation Design Flow Application Note (XAPP1145) (xilinx.Com),2015
2. An automatic transistor-level tool for GRM FPGA interconnect circuits optimization;Li,2019
3. Architecture and CAD for Deep-Submicron FPGAs;Vaughn,2000
4. Automated transistor sizing for FPGA architecture exploration;Kuon,2008
5. TILOS: a posyno-mial approach to transistor sizing;Fishburn,1985