1. K. Takeuchi, T. Fukai, T. Tsunomura, A. T. Putra, A. Nishida, S. Kamohara, T. Hiramoto, Understanding random threshold voltage fluctuation by comparing multiple fabs and technologies, in: IEEE International Electron Devices Meeting (IEDM), pp. 467–470.
2. I. Lahbib, M. A. Doukkali, P. Martin, G. Imbert, Hot carrier injection and negative bias temperature instability induced nmos and pmos degradation on cmos ring oscillator, in: Reliability and Maintainability Symposium (RAMS).
3. C. Forzan, D. Pandini, Why we need statistical static timing analysis, in: IEEE 25th International Conference on Computer Design, pp. 91–96.
4. Analysis and Design of Resilient VLSI Circuits;Garg,2010
5. V. Veetil, Y.-H. Chang, D. Sylvester, D. Blaauw, Efficient smart Monte Carlo based ssta on graphics processing units with improved resource utilization, in: ACM/IEEE 47th Design Automation Conference (DAC), pp. 793–798.