Author:
Qian Hanhua,Chang Chip-Hong,Yu Hao
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference46 articles.
1. Mitigating memory wall effects in high-clock-rate and multicore CMOS 3-D processor memory stacks;Jacob;Proceedings of the IEEE,2009
2. L.P. Carloni, P. Pande, Y. Xie, Networks-on-chip in emerging interconnect paradigms: advantages and challenges, in: Proceedings of the Third ACM/IEEE International Symposium on Networks-on-Chip, San Diego, California, 10–13 May 2009, pp. 93–102.
3. Y. Ye, et al., 3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC), in: Proceedings of the IEEE International Conference on 3D System Integration (3DIC), San Francisco, California, 28–30 September 2009, pp. 1–6.
4. Networks-on-chip in a three-dimensional environment: a performance evaluation;Feero;IEEE Transactions on Computers,2009
5. Y.F. Tsai, Y. Xie, N. Vijaykrishnan, M.J. Irwin, Three-dimensional cache design exploration using 3DCacti, in: Proceedings of the IEEE International Conference on Computer Design (ICCD), San Jose, California, 2–5 October 2005, pp. 519–524.
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献