1. Radiation-induced soft errors in advanced semiconductor technologies;Baumann;IEEE Trans. Device Mater. Reliab.,2005
2. P. Graham, M. Caffrey, J. Zimmerman, D.E. Johnson, P. Sundararajan, C. Patterson, Consequences and categories of SRAM FPGA configuration SEUs, in: Proceedings of the 6th Military and Aerospace Applications of Programmable Logic Devices (MAPLD׳03), 2003.
3. N. Herron, E. Thorne, Q. Wang, A. Correale, T. Dick, Testing a Programmable Logic Device with Embedded fixed Logic using a Scan Chain, US Patent 7,080,300, 18 July 2006.
4. M. Renovell, P. Faure, J. Portal, J. Figueras, Y. Zorian, IS-FPGA : a new symmetric FPGA architecture with implicit scan, in: Proceedings of the International Test Conference, 2001, pp. 924–931, doi:10.1109/TEST.2001.966716
5. M. Rozkovec, J. Jenicek, O. Novak, Application dependent FPGA testing method, in: Proceedings of the 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD10), 2010, pp. 525 –530, doi:10.1109/DSD.2010.65