1. IEEE Computer Society and the IEEE Standards Association Corporate Advisory Group, 1800–2012 – IEEE Standard for SystemVerilog–unified Hardware Design, Specification, and Verification Language, IEEE Std 1800–2012 Edition (2012).
2. Verilog HDL A Guide to Digital Design and Synthesis;Palnitkar,2003
3. Verilog HDL simulator technology: a survey;Tan;J. Electron. Test.,2014
4. Effective parallel simulation of ArchHDL under manycore environment;Misono,2015
5. S. Meyer, CVC Verilog Compiler–Fast Complex Language Compilers Can be Simple, arXiv preprint arXiv:1603.08059.