Author:
Mak Terrence,Sedcole Pete,Cheung Peter Y.K.,Luk Wayne
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference29 articles.
1. International Roadmap Committee, International technology roadmap for semiconductors 〈http://www.itrs.net/〉.
2. T. Mak, C. D’Alessandro, P. Sedcole, P. Cheung, A. Yakovlev, W. Luk, Global interconnections in FPGAs: modeling and performance analysis, in: Proceedings of ACM International Workshop on System Level Interconnect Prediction, 2008.
3. L. Cotton, Maximum rate pipelined systems, in: Proceedings of AFIPS Spring Joint Computer Conference, 1969.
4. Wave-pipelining: a tutorial and research survey;Burleson;IEEE Trans. VLSI Systems,1998
5. E.I. Boemo, S. Lopez-Buedo, J.M. Meneses, The wave pipeline effect on LUT-based FPGA architectures, in: Proceedings of the Fourth International ACM Symposium on Field-Programmable Gate Arrays, 1996.