1. From latency-insensitive design to communication-based system-level design;Carloni;Proc. IEEE,2015
2. Broadening the Exploration of the Accelerator Design Space in Embedded Scalable Platforms, in: 2017 IEEE High Performance Extreme Computing Conference (HPEC);Piccolboni,2017
3. Vivado Design Suite User Guide;Xilinx,2017
4. Intel High Level Synthesis Compiler User Guide;Intel,2019
5. Catapult Hls;Graphics,2017