1. I. Kuon, J. Rose, Measuring the gap between FPGAs and ASICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 26.
2. P. Graham, M. Ca rey, J. Zimmerman, P. Sundarara-jan, E. Johnson, C. Patterson, Consequences and categories of SRAM FPGA con guration SEUs, Los Alamos National Laboratory and Xilinx, Sep. 2003.
3. Actel, Understanding soft and firm errors in semiconductor devices, Dec. 2002.
4. A.D. Chunan Wei, D. Chen, A scalable and high-density FPGA architecture with multi-level phase change memory, in: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE), 2015, pp. 1365–1370.
5. J. Cong, B. Xiao, mrFPGA: A novel FPGA architecture with memristor-based reconfiguration, in: Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED), 2011, pp. 1–8.