1. Trends and challenges in vlsi circuit reliability;Constantinescu;Micro, IEEE,2003
2. S. Hareland, J. Maiz, M. Alavi, K. Mistry, S. Walsta, C. Dai, Impact of cmos process scaling and soi on the soft error rates of logic processes, in VLSI Technology, 2001. Digest of Technical Papers. 2001 Symposium on, IEEE, 2001, pp. 73–74.
3. R. Baumann, The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction, in: Proceedings of International, IEEE Electron Devices Meeting, 2002. IEDM'02.
4. V. Chandra, R. Aitken, Impact of technology and voltage scaling on the soft error susceptibility in nanoscale cmos, in: Proceedings of the IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, 2008. DFTVS'08, pp. 114–122.
5. Analysis of checkpointing for real-time systems;Punnekkat;Real.-Time Syst.,2001