1. K. Saban, Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency, Xilinx, White Paper, WP380, Vol. 1, (1) 2011, pp. 1–10.
2. A 1.33-Tb 4-bit/cell 3-D flash memory on a 96-Word-Line-Layer technology;Shibata;IEEE J. Solid-State Circuits (JSSC),2019
3. 30.1 A 176-stacked 512Gb 3b/cell 3D-NAND flash with 10.8Gb/mm2 density with a peripheral circuit under cell array architecture;Park,2021
4. Stress-aware performance evaluation of 3D-stacked wide I/O DRAMs;Li,2017
5. TSV stress-aware full-chip mechanical reliability analysis and optimization for 3-d IC;Jung;IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD),2012