Author:
Singh Deshanand P.,Brown Stephen D.
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference11 articles.
1. Y. Jiang, A. Krstic, K. Cheng, M. Marek-Sadowska, Post-layout logic restructuring for performance optimization, DAC, 1997.
2. Y. Lian, Y. Lin, Layout-based logic decomposition for timing optimization, ASPDAC, 1999.
3. G. Stenz, B. Riess, B. Rohfleisch, F. Johannes, Timing driven placement in interaction with netlist transformations, ISPD, 1997.
4. Cadence, Cadence Physically Knowledgeable Synthesis, 〈http://www.cadence.com/datasheets/dat_pdf/pks101801.pdf〉.
5. L. Kannan, P. Suaris, H. Fang, A methodology and algorithms for post-placement delay optimization, DAC, 1994.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Fast and effective placement and routing directed high-level synthesis for FPGAs;Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays;2014-02-26
2. A Layout-Level Logic Restructuring Framework for LUT-Based FPGAs;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2008-12