1. “Hybrid drowsy SRAM and STT-RAM buffer designs for dark-silicon-aware NoC,” in;Zhan;IEEE Trans. Very Large Scale Integr. Syst.,2020
2. On-chip ageing monitoring and system Adaptation,”;Anghel,2020
3. Design techniques for NBTI-tolerant power-gating architectures;Andrea;IEEE Transaction on Circuits and Systems II: Express Briefs,2012
4. Aging-and variation-aware delay monitoring using representative critical path selection;Farshad;ACM Trans. Des. Autom. Electron. Syst.,2015
5. Low Power Methodology Manual for System on Chip Design;Flynn,2007