1. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS;Mutoh;IEEE J. Solid-State Circuits,1995
2. P. Royannez, et al., 90nm low leakage SoC design techniques for wireless applications, in: Proceedings of the International Solid-State Circuits Conference, 2005, pp. 138–139.
3. L. Bolzani, A. Calimera, A. Macii, E. Macii, and M. Poncino, Enabling concurrent clock and power gating in an industrial design flow, in: Proceedings of the Conference on Design, Automation and Test in Europe, 2009, pp. 334–339.
4. Synthesis of active-mode power-gating circuits;Seomun;IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst.,2012
5. A 1Mb nonvolatile embedded memory using 4T2MTJ cell with 32b fine-grained power-gating scheme;Ohsawa;IEEE J. Solid-State Circuits,2013