Author:
Kamran Arezoo,Navabi Zainalabedin
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference39 articles.
1. B.D. de Dinechin, D. van Amstel, M. Poulhies, G. Lager, Time-critical computing on a single-chip massively parallel processor, in: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, 2014, pp. 1–6.
2. Experience with improving distributed shared cache performance on Tilera's tile processor;Inseok;Comput. Arch. Lett.,2011
3. SCC: a flexible architecture for many-core platform research;Gries;Comput. Sci. Eng.,2011
4. J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, et al., A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS, in: Proceedings of IEEE International on Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010, pp. 108–109.
5. An 80-Tile Sub-100-W TeraFLOPS processor in 65-nm CMOS;Vangal;IEEE J. Solid-State Circuits,2008
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献