1. Circuits, Interconnect and Packaging for VLSL;Bakoglu,1990
2. A clock power model to evaluate impact of architecture and technology optimization;Duate;IEEE Trans. Very Large Scale Integration (VLSI) Systems,2002
3. Estimation of inductive and resistive switch noise on power supply network in deep sub-micro CMOS circuits;Zhao,2000
4. Zero skew routing with minimum wirelength;Chao;IEEE Trans. Circuits Syst. II—Analog Digital Signal Process,1992
5. A clustering-based optimization algorithm in zero-skew routings;Edahiro,1993