1. A 1-μs ramp time 12-bit column-parallel flash TDC-interpolated single-slope ADC with digital delay-element calibration;Levski,2019
2. Analysis and Optimization design of the column bus parasitic effects on large-array CMOS image sensor;Gao;Microelectron. J.,2019
3. A method to reduce the effect on image quality caused by resistance of column bus;Xu;IEEE Trans. Very Large Scale Integr. Syst.,2019
4. In Study on the Fast Signal Transfer for Large-Area X-Ray Image Sensors;Kim,2013
5. In an Improved High Speed Low Noise CMOS Image Sensor;George,2014