1. Testing embedded-core-based system chips;Zorian;IEEE Trans. Comput.,1998
2. A structured test re-use methodology for core based system chips;Varma;IEEE Trans. Comput.,1998
3. A structured and scalable mechanism for test access to embedded reusable cores;Marinissen;IEEE Trans. Comput.,1998
4. A unifying methodology for intellectual property and custom logic testing;Bhatia;IEEE Trans. Comput.,1996
5. Test pattern generation using Boolean satisfiability;Larabee;IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,1992