1. A SAR-assisted two-stage pipeline ADC;Lee;IEEE J. Solid-State Circuits,2011
2. A time-interleaved SAR assisted pipeline ADC with a bias-enhanced ring amplifier;Chen;IEEE Trans. Circuits Syst. II,2017
3. A 100 MS/s, 10.5 bit, 2.46 mW comparator-less pipeline ADC using self-biased ring amplifiers;Lim;IEEE J. Solid-State Circuits,2015
4. Effective gain analysis and statistic based calibration for ring amplifier with robustness to PVT variation;Lan;IEEE Trans. Circuits Syst. II,2021
5. D.-Y. Chang, C. Muñoz, D. Daly, S.-K. Shin, K. Guay, T. Thurston, H.-S. Lee, K. Gulati, M. Straayer, 11.6 A 21mW 15b 48MS/s zero-crossing pipeline ADC in 0.13μm CMOS with 74dB SNDR, in: 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers, ISSCC, 2014, pp. 204–205, http://dx.doi.org/10.1109/ISSCC.2014.6757401.