Author:
Li Dejian,Gan Jie,Shen Chongfei,Chen Qi,Yang Lixin,Qiu Sihai,Jin Xin,Wu Tiantian,Chen Zhijie,Liu Meng
Funder
Beijing Natural Science Foundation
Science and Technology Foundation of State Grid Corporation of China
Reference30 articles.
1. A clock distribution network for microprocessors;Restle;IEEE J. Solid-State Circuits,2001
2. M. Maaz, M. Bayoumi, A non-zero clock skew scheduling algorithm for high speed clock distribution network, in: 1999 IEEE International Symposium on Circuits and Systems, ISCAS, Vol. 6, 1999, pp. 382–385 vol.6, http://dx.doi.org/10.1109/ISCAS.1999.780175.
3. VLSI Physical Design: From Graph Partitioning to Timing Closure;Kahng,2022
4. Hardware Acceleration of EDA Algorithms;Kanupriya Gulati,2010
5. Harnessing VLSI System Design with EDA Tools;Kamat,2011