Funder
National Science and Technology Council
Reference15 articles.
1. A.K. Yadav, B.P. Shrivatava, A.K. Dadoriya, Low power high speed 1-bit full adder circuit design at 45 nm CMOS technology, in: Proc. 2017 Int. Conf. Recent Innovations Signal Process. Embedded Syst., RISE, 2017, pp. 427–432.
2. A. Raghunandan, D.R. Shilpa, Design of high-speed hybrid full adders using FinFET 18 nm technology, in: Proc. 2019 4th Int. Conf. Recent Trends Electron. Inf. Commun. Technol., RTEICT, 2019, pp. 410–415.
3. E. Macii, M. Poncino, Power consumption of static and dynamic CMOS circuits: A comparative study, in: Proc. 2nd Int. Conf. ASIC, 1996, pp. 425–427.
4. T.-J. Lee, W.-S. Yang, C.-C. Wang, A 20 GHz 8-bit all-n-transistor logic cla using 16-nm FinFET technology, in: Proc. 2021 IEEE Asia Pacific Conf. Circuit Syst., APCCAS, 2021, pp. 33–36.
5. A robust single phase clocking for low power, high-speed VLSI applications;Afghahi;IEEE J. Solid-State Circuits,1996