1. T. Fukuoka, A. Tsuchiya, H. Onodera, Statistical gate delay model for multiple input switching, ASP-DAC, 2008, pp.286–29.
2. An analytical approach to efficient circuit variability analysis in scaled CMOS design;Gummalla;ISQED,2012
3. G. Mekhtarian, Composite current source modeling technology background, Synopsys Technical Papers, 2005.
4. Defect or variation? Characterizing standard cell behavior at 90nm and below;Aitken;IEEE Trans. Semicond. Manuf.,2008
5. W. Roethig, Library characterization and modeling for 130nm and 90nm SOC design, in: Proceedings of the IEEE International SOC Conference, pp. 383–386, 2003.