1. Architecture design of reconfigurable reed solomon error correction codec;Fu;IEEE Int. Conf. Adv. Info. Technol.,2013
2. Accelerating leveled fully homomorphic encryption using GPU;Wang;IEEE Int. Symp. Circuits Syst. (ISCAS),2014
3. Mohamed Asan, Basiri M., Sandeep K. Shukla. Hardware optimizations for Crypto Implementations, In the proceedings of IEEE International Conference on VLSI Design and Test, (2016).
4. The Elliptic Curve Digital Signature Algorithm (ECDSA);Johnson;Int. J. Inf. Secur. 1. 1,2001
5. A fast VLSI multiplier for GF(2m);Scott;IEEE J. Sel. Areas Commun.,1986