1. International Technology Roadmap for Semiconductors, 2009 edition, 〈http://pulic.itrs.net〉.
2. Sreekumar Menon, Adit D.Sigh, Vishwani Agrawal, Output hazard-free transition delay fault test generation, in: Proceedings of VLSI Test Symposium, 2009, pp. 97–102.
3. C. Hawkins A. Keshavarzi, J. Segura, A view from the bottom: nanometer technology AC parametric failures – why, where, and how to detect, in: Proceedings of International Symposium on Defect and Fault Tolerance, 2003, pp. 267–276.
4. New challenges in delay testing of nanometer, multigigahertz designs;Mak;IEEE Des. Test Comput.,2004
5. Delay Fault Testing for VLSI Circuits;Krstic,1998