1. Efficient and high-performance parallel hardware architectures for the AES-GCM;M.-Kermani;IEEE Trans. Comput.,2012
2. Unified hardware for high-throughput AES-based authenticated encryptions;Sawataishi;IEEE Trans. Circuits Syst. II,2020
3. FPGA-based 40.9-gbits/s masked AES with area optimization for storage area network;Wang;IEEE Trans. Circuits Syst. II,2013
4. A 7-Gbps SCA-resistant multiplicative-masked AES engine in Intel 4 CMOS;Kumar;IEEE J. Solid-State Circuits,2023
5. A novel and efficient design for an RSA cryptosystem with a very large key size;Huang;IEEE Trans. Circuits Syst. II,2015