1. Integrated circuit design closure method for selective voltage binning;Kuemerle;U.S. Patent,2009
2. Voltage binning under process variation;Zolotov,2009
3. Capturing post-silicon variations using a representative critical path;Liu;IEEE Trans. Comput. Aided Des. Integrated Circ. Syst.,2010
4. Physical design challenges and innovations to meet power, speed, and area scaling trend;Lu,2017
5. Statistical timing analysis considering device and interconnect variability for beol requirements in the 5-nm node and beyond;Huynh-Bao;IEEE Trans. Very Large Scale Integr. Syst.,2017