Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference34 articles.
1. A. Al-Yamani, E. Chmelar, M. Grinchuk, Segmented addressable scan architecture, in: Proceedings of the 23rd IEEE VLSI Test Symposium (VTS 2005), May 2005, pp. 405–411.
2. Austria Microsystems, 0.35 CMOS core cells datasheets 〈http://asic.austriamicrosystems.com/databooks/index_c35.html〉.
3. S. Banerjee, D.R. Chowdhury, B.B. Bhattacharya, An efficient scan tree design for compact test pattern set, in: Proceedings of the 19th International Conference on VLSI Design, January 2006, pp. 175–180.
4. Space compactor design in VLSI circuits based on graph theoretic concepts;Biswas;IEEE Trans. Instrum. Meas.,2006
5. Y. Bonhomme, T. Yoneda, H. Fujiwara, P. Girard, An efficient scan tree design for test time reduction, in: Proceedings of the 9th IEEE European Test Symposium (ETS’04), May 2004, pp. 174–179.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献