A survey of memory error correcting techniques for improved reliability-Reference-Cited by-同舟云学术

A survey of memory error correcting techniques for improved reliability

Published:2011-03 Issue:2 Volume:34 Page:517-522
ISSN:1084-8045
Container-title:Journal of Network and Computer Applications
language:en
Short-container-title:Journal of Network and Computer Applications

Author:

Mukati Altaf

Publisher

Elsevier BV

Subject

Computer Networks and Communications,Computer Science Applications,Hardware and Architecture

Reference82 articles.

1. Dynamic allocation of redundant memory components;Aichelmann;IBM Technical Disclosure Bulletin,1982

2. Anandtech FAQ. What is ECC RAM? October 2001, 〈http://www.anandtech.com/guides/viewfaq.html?i=3〉.

3. Baleani M, et al. Fault tolerant platforms for automotive safety-critical applications. Sangiovanni-Vincentelli PARADES EEIG, Italy, ST Microelectronics, Italy, November 2003.

4. Baloch S, Arslan T, Stoica A. Probability based partial TMR technique for reconfigurable architectures. IEEEAC paper #1085, Version 4, Updated November 02, 2005.

5. Hardware and software architectures for fault tolerance;Banatre,1994

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Flexible Soft Error Mitigation Strategy for Memories in Mixed-Critical Systems;2019 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW);2019-10

2. Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2018-10

3. Reliability evaluation for single event crosstalk via probabilistic transfer matrix;Microelectronics Reliability;2012-07