Funder
Ministry of Science, ICT and Future Planning
Reference35 articles.
1. A survey of accelerator architectures for deep neural networks;Chen;Engineering,2020
2. Model compression and hardware acceleration for neural networks: a comprehensive survey;Deng;Proc. IEEE,2020
3. Wei, Bingzhen, Xu Sun, Xuancheng Ren, and Jingjing Xu. (2017) ”Minimal Effort Back Propagation for Convolutional Neural Networks.” arXiv preprint arXiv:1709.05804.
4. A 2.25 TOPS/W fully-integrated deep CNN learning processor with on-chip training;Lu,2019
5. An energy-efficient deep convolutional neural network training accelerator for in situ personalization on smart devices;Choi;IEEE J. Solid State Circuits,2020
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. CNN Hardware Accelerator Architecture Design for Energy-Efficient AI;Artificial Intelligence and Hardware Accelerators;2023
2. Holistic approaches to memory solutions for the Autonomous Driving Era;2022 IEEE International Symposium on Circuits and Systems (ISCAS);2022-05-28
3. A Novel E/E Architecture for Low Altitude UAVs;2022 IEEE International Symposium on Circuits and Systems (ISCAS);2022-05-28