1. R.E. Wunderlich, T.F. Wenisch, B. Falsafi, J.C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, in: Proceedings of the 30th Annual International Symposium on Computer Architecture, ISCA, 2003, pp. 84–95.
2. T.M. Conte, M.A. Hirsch, K.N. Menezes, Reducing State Loss For Effective Trace Sampling of Superscalar Processors, in: Proceedings International Conference on Computer Design: VLSI in Computers and Processors, ICCD, 1996, pp. 468–477.
3. Combining trace sampling with single pass methods for efficient cache simulation;Conte;IEEE Trans. Comput.,1998
4. T. Sherwood, E. Perelman, G. Hamerly, B. Calder, Automatically Characterizing Large Scale Program Behavior, in: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS, 2002, pp. 45–57.
5. E. Perelman, G. Hamerly, B. Calder, Picking Statistically Valid and Early Simulation Points, in: Proceedings of the 12th International Conference on Parallel Architectures and Cimpilation Techniques, PACT, 2003, pp. 244–255.