1. Tapered transmission gate chains for improved carry propagation, MWSCAS-2002;Andreev;The 45th Midwest Symposium on Circuits and Systems,2002
2. Low power dual transmission gate adiabatic logic circuits and design of SRAM;Hu;IEEE MWSCAS Jpn.,2004
3. Jan M. Rabaey et al., “digital integrated circuits”, Paerson Education.
4. Nihar R. Mahapatra et al., an empirical and analytical comparison of delay elements and a new delay element design.
5. Overview and status of metal S/D Schottkybarrier MOSFET technology;Larson;IEEE Trans. Electron Devices,2006