1. Smart integration and packaging of 2-D VCSEL’s for high-speed parallel links;Kosaka;IEEE J. Selected Topics Quantum Electron,1999
2. Alignment tolerance measurements and optical coupling modeling for optoelectronic array interface assemblies;Sutherland,1996
3. Alignment and fabrication tolerances of planar gratings for board-to-board optical interconnects;Rastani;Appl Opt,1992
4. Cho H, Eo J-Y, Kang S, Han M-G, Chu K, Rho B, Park H-H. Integration of optical devices on a transparent substrate for chip levels optical interconnection. In: COIN ACOFT 2003, 13–16 July, Melbourne, Australia:2003. p. 403–6.
5. SMT-compatible optical-I/O chip packaging for chip-level optical interconnects;Ishii,2001