1. Analysis of crosstalk effects for ternary logic MWCNT bundled through silicon vias;Basha;ECS J. Solid State Sci. Technol.,2023
2. A systematic method to design efficient ternary high performance CNTFET-based logic cells;Zarandi;IEEe Access.,2020
3. Novel ternary adder and multiplier designs without using decoders or encoders;Aljaam;IEEe Access.,2021
4. Design of a ternary memory cell using CNTFETs;Lin;IEEE Trans. Nanotechnol.,2012
5. Low-complexity multiternary digit multiplier design in CNTFET technology;Srinivasu;IEEE Trans. Circ. Syst. II: Express Briefs,2016