1. A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time;Shinkel,2007
2. Noise analysis of regenerative comparators for reconfigurable ADC architectures;Nuzzo,2008
3. An analysis of latched comparator offset due to load capacitor mismatch;Nikoozadeh,2006
4. Simulation and analysis of random decision errors in clocked comparators;Kim,2009
5. A 53-nW 9.1-ENOB 1- KS/s SAR ADC in 0.13 um CMOS for medical implant devices;Zhang;IEEE J. Solid State Circ.,2012