1. Sakurai T, “Perspectives on Power-Aware Electronics,” in ISSCC Dig. Tech. Papers, 2003, vol. 1, p. 26-29.
2. CMOS Circuit Design Layout and Simulation;Jacob Baker,1998
3. Exploring Very Low-Energy Logic: A case study;Alarcón;Journal of Low Power Electronics,2007
4. Low- voltage, Low-power VLSI Subsystems;Kiat-Seng Yeo;Mc Graw Hill Professional Engineering,2005
5. Basics of CMOS Cell Design;Sicard,2005