1. Steven W. Cox, Joel A. Seely, “Rapid SDR waveform development in FPGAS using DSP builder”, CF-SDR031505-1.0.
2. Kevin Skey, John Bradley, Karl Wagner, “A Reuse Approach For FPGA-Based SDR Waveforms”, Case No. 06-0796.
3. Katarina Paulsson,et al., “,Exploitation of Run-Time Partial Reconfiguration for Dynamic Power Management in Xilinx Spartan III-based Systems.”.
4. Altera, FPGA Run-Time Reconfiguration: Two Approaches: A White Paper, WP-01055-1.0, March 2008, ver. 1.0.
5. Window-Masked Segmented Digital ClockManager-FPGA-Based Digital Pulsewidth Modulator Technique;Majd Ghazi Batarseh;IEEE transactions on power electronics,2009