1. International Technology Roadmap for Semiconductors (ITRS), Executive Summary.
2. R. Saleh, D. Overhauser, S. Taylor, “Full-Chip Verification of UDSM Designs”, 1998, ACM 1-58113-008-2/98/0011.
3. UDSM (Ultra-Deep Sub-Micron)-Aware Post-Layout Power Optimization for Ultra Low-Power CMOS VLSI”;Kyu-won Choi;ISLPED’03, Seoul, Korea,2003
4. , BSIM4.6.1 MOSFET Model – User Manual, Department of Electrical and Computer Engineering, University of California;Xi;Berkeley,2007