1. Dake Liu, 2007, “Design of Embedded DSP Processors”, Text book (compendium),MK publishers,Sweden, pp 1-775.
2. Vivek Packiaraj, 2008, “Study, Design and Implementation of an Application Specific Instruction Set Processor for a Specific DSP Task, “Master thesis, Linkšping Institute of Technology, 2008,pp 1-94.
3. Wu-An Kuo, TingTing Hwang, and Allen C.-H. Wu, “Decomposition of Instruction Decoder for Low Power Design”, Design, Automation and Test in Europe Conference and Exhibition, IEEE, 2004.
4. Lu Wan, Xinrgn Xu and Jin Chen,” A Novel Method in Design Optimization of Instruction Decoder and Micro-control Unit for ILP DSPs”, IEEE 5th International Conference on ASIC, 2003, pp 417-423.
5. Rupali S. Balpande and Rashmi S. Keote, “Design of FPGA based Instruction Fetch & Decode Module of 32-bit RISC (MIPS) Processor”, IEEE International Conference on Communication Systems and Network Technologies, 2011, pp 409-413.