1. An FPGA-Based Parallel Distributed Arithmetic Implementation of the 1-D Discrete Wavelet Transform;Ali;Informatics,2004
2. P. Y. Chen, R.D. Chen, An index coding algorithm for image vector quantization. IEEE Transactions on Consumer Electronics, vol. 49, no. 4, pp. 1513-1520, Nov. 2003.
3. Krupa Rasane, Srinivasa Rao Kunte, Speed Optimized LUT based ‘K’ Dimensional Reusable VQ Encoder Core, IEEE Explore, and pp: 173-178 Digital Object Identifier: 10.1109/ICECTECH. 2010.5479963.
4. Krupa Rasane, Srinivasa Rao Kunte, Design and Implementation Issues of Parallel and Pipelined Vector Quantization in FPGA for Real Time Image Processing, Communications in Computer and Information Science (ISSN: 1865-0929, Book Series) included in Springer Digital Link Library, Volumn 135, 2011, DOI:10.1007/978-3-642-18440-4, Part 3, Pgs 366-371.