1. Design of high-speed vedic multiplier using vedic mathematics techniques;Ganesh Kumar;Int. J. Sci. Technol. Res. Publ.,2012
2. Area efficient modified vedic multiplier;Challa Ram,2016
3. Design of 8-bit dadda multiplier using gate level approximate 4:2 compressor;Naresh,2022
4. Design of 8 bit vedic multiplier using urdhva tiryagbhyam sutra with modified carry save adder;Chandrashekara,2019
5. Analysis of 8-bit vedic multiplier using high speed CLA adder;Harshavardhan,2020