Author:
Rupp Markus,Burg Andreas,Beck Eric
Subject
Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Signal Processing,Software,Control and Systems Engineering
Reference48 articles.
1. A. Adjoudani, E. Beck, A. Burg, G.M. Djuknic, T. Gvoth, D. Haessig, S. Manji, M. Milbrodt, M. Rupp, D. Samardzija, A. Siegel, T. Sizer II, C. Tran, S. Walker, S.A. Wilkus, P. Wolniansky, Prototype experience for MIMO BLAST over third generation wireless system, Special Issue JSAC on MIMO Systems, 21 (April 2003) 440–451.
2. A|RT Builder, A|RT Designer, and A|RT Library are trademarks of ADELANTE TECHNOLOGIES, http://www.adelantetech.com.
3. The DSP bottleneck;Baines;IEEE Comm. Mag.,1995
4. R. Baines, D. Pulley, A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers, IEEE Comm. Mag. 41 (1) (January 2003) 105–113.
5. Y. Baltaci, I. Kaya, A. Nix, Implementation of a HiperLAN/1 compatible CMF-DFE equaliser, Proceedings of VTC, 2000, p. 1884.
Cited by
24 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献