Author:
Zhao Zhurang,Ivanov Andre
Reference16 articles.
1. S. Cherubal, A. Chatterjee, Optimal INL/DNL testing of A/D converters using a linear model, IEEE International Mixed-Signal Test Workshop, 2000.
2. S. Max, Testing high speed high accuracy analog to digital converters embedded in systems on a chip, Proceedings of the International Test Conference, 1999, pp. 763–771.
3. T. Kuyel, Linearity testing issues of analog to digital converters, Proceedings of the International Test Conference, 1999, pp. 741–756.
4. S. Bernard, F. Azais, Y. Bertrand, M. Renovell, Minimizing the hardware overhead of a histogram-based BIST scheme for analog-to-digital converters, Proceedings of the First IEEE Latin American Test Workshop, 2000, pp. 118–122.
5. S.K. Sunter, N. Nagi, A simplified polynomial-fitting algorithm for DAC and ADC BIST, Proceedings of the International Test Conference, 1997, pp. 389–395.