Analog CMOS peak detect and hold circuits. Part 2. The two-phase offset-free and derandomizing configuration-Reference-Cited by-同舟云学术

Analog CMOS peak detect and hold circuits. Part 2. The two-phase offset-free and derandomizing configuration

Published:2002-05 Issue:1-3 Volume:484 Page:544-556
ISSN:0168-9002
Container-title:Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
language:en
Short-container-title:Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment

Author:

De Geronimo Gianluigi,O’Connor Paul,Kandasamy Anand

Publisher

Elsevier BV

Subject

Instrumentation,Nuclear and High Energy Physics

Reference12 articles.

1. A CMOS peak detect sample and hold circuit

2. K. Koli, K. Halonen, Low voltage MOS-transistor-only precision current peak detector with signal independent discharge time constant, Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’97), Hong Kong, June 1997.

3. A.M.L.S. Morgado, J.B. Simões, J. Landeck, M.F. Correia, P. Almeida, J.L. Malaquias, C.M. Correia, A pulse processing station, Proceedings of IEEE Nuclear Science Symposium (NSS’97), Albuquerque, NM, USA, November 1997.

4. L. Fabris, P.G. Allen, J.J. Bucher, N.M. Edelstein, D.A. Landis, N.W. Madden, D.K. Shuh, Fast peak detector stretchers for use in XAFS applications, Proceedings of IEEE Nuclear Science Symposium (NSS’98), Toronto, Canada, November 1998.

5. K.O. Wessendorf, J.C. Lund, B.A. Brunett, G.R. Laguna, J.W. Clements, Very low-power consumption analog pulse processing ASIC for semiconductor radiation detectors, Proceedings of IEEE Nuclear Science Symposium (NSS’98), Toronto, Canada, November 1998.

Cited by 48 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. High-Speed Peak Detection Circuit for On-Chip EMI Test;2023 IEEE 16th International Conference on Electronic Measurement & Instruments (ICEMI);2023-08-09

2. Spiking CMOS-NVM mixed-signal neuromorphic ConvNet with circuit- and training-optimized temporal subsampling;Frontiers in Neuroscience;2023-07-18

3. A Peak Detect & Hold circuit to measure and exploit RTN in a 65-nm CMOS PUF;2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD);2023-07-03

4. SECALROC2: A Low-Noise, High-Speed, and Full Digital Outputs Front-End ASIC for STCF Electromagnetic Calorimeter With APD Detectors;IEEE Transactions on Nuclear Science;2023-02

5. Nanosecond Peak Detect and Hold Circuit With Adjustable Dynamic Range;IEEE Transactions on Instrumentation and Measurement;2023