30Mrad(SiO2) radiation tolerant pixel front end for the BTEV experiment-Reference-Cited by-同舟云学术

30Mrad(SiO2) radiation tolerant pixel front end for the BTEV experiment

Published:2001-06 Issue:1 Volume:465 Page:166-175
ISSN:0168-9002
Container-title:Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
language:en
Short-container-title:Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment

Author:

Mekkaoui Abder,Hoff Jim

Publisher

Elsevier BV

Subject

Instrumentation,Nuclear and High Energy Physics

Reference11 articles.

1. A. Mekkaoui, D. Christian, S. Kwan, J. Srage, R. Yarema, Results from and FPIX0 Chip Bump-bonded to an Atlas Pixel Detector, in: Proceedings of the Fourth Workshop on LHC Electronics, Rome, Italy, September 21–27, 1998, FERMILAB-Conf-98-336.

2. D. Christian, J. Appel, G. Cancelo, S. Kwan, J. Hoff, A. Mekkaoui, J. Srage, R. Yarema, S. Zimmerman, Development of a pixel readout chip for BTeV, in: Proceedings of Vertex ’98, Santorini, Greece, September 28–October 4, 1998, FERMILAB-Conf-98-354.

3. G. Chiodini, BTeV silicon pixel detector—1999 beam test results, Nucl. Instr. and Meth. A 465 (2001) 125, these Proceedings.

4. M. Artuso, J. Wang, Spatial resolution predicted for the BTeV pixel sensor, 465 (2001) 115, these Proceedings.

5. J. Hoff, FPIX1 Digital Architecture and Operations: Design and Simulations, internal Fermilab Pixel Research and Development publication available at http://www-rhvd.fnal.gov/pixel/papers.html, 1998.

Cited by 19 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Fast front-end electronics for semiconductor tracking detectors: Trends and perspectives;Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment;2014-11

2. Silicon detector systems in high energy physics;Progress in Particle and Nuclear Physics;2009-07

3. A dcI-Vmodel for short-channel polygonal enclosed-layout transistors;International Journal of Circuit Theory and Applications;2009-03

4. Enclosed layout transistors in saturation;2009 Spanish Conference on Electron Devices;2009-02

5. Improved Analytical I-V model for polygonal-shape enclosed layout transistors;2007 18th European Conference on Circuit Theory and Design;2007-08