1. Buried power rails and nano-scale TSV: technology boosters for backside power delivery network and 3D heterogeneous integration;Jourdain,2022
2. Future logic scaling: towards atomic channels and deconstructed chips;Samavedam;IEEE International Electron Devices Meeting (IEDM),2020
3. Enabling logic with backside connectivity via n-TSVs and its potential as a scaling booster;Veloso,2021
4. 3-D sequential stacked planar devices featuring low-temperature replacement metal gate junctionless top devices with improved reliability;Vandooren;IEEE Trans. Electron. Dev.,2018
5. First Demonstration of 3D stacked Finfets at a 45nm fin pitch and 110nm gate pitch technology on 300mm wafers;Vandooren,2018