1. MOS Physics and Technology;Nicollian,2002
2. Advances in Solid State Circuits Technologies;Chu,2010
3. H.R. Huff, A. Hou, C. Lim, Y. Kim, J. Barnett, G. Bersuker, et al. Integration of high-k gate stacks into planar scaled CMOS integrated circuits. Nano and Giga Challenges in Microelectronics, Moscow, 2002.
4. CMOS scaling into the 21st century: 0.1 µm and beyond
5. Scaling the gate dielectric: Materials, integration, and reliability